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Abstract
This paper presents a low-power and programmable
DSP architecture – a heterogeneous multiprocessor plat-
form consisting of standard CPU/DSP cores, and a set of
simple instruction set processors called mini-cores each
optimized for a particular class of algorithm (FIR, IIR,
LMS, etc.). Communication is based on message passing.
The mini-cores are designed as parameterized soft
macros intended for a synthesis based design flow. A
520.000 transistor 0.25  m CMOS prototype chip con-
taining 6 mini-cores has been fabricated and tested. Its
power consumption is only 50% higher than a hardwired
ASIC and more than 6–21 times lower than a general pur-
pose CPU/DSP core while executing non-trivial industrial
applications.
1. Introduction
The design space between the hardwired ASICs
(energy-efficiency) and the general-purpose DSP’s
(flexibility) attracts a significant amount of research
interest[9, 1, 4]. Today, the challange that most sys-
tem designers are facing is to achieve energy-efficiency
and flexibility simultaneously. The work described in this
paper is an attempt to develop a programmable platform
whose energy efficiency approaches that of a dedicated
ASIC.
The application domain we are considering: audio sig-
nal processing – and more specifically digital hearing aids;
has extremely low power consumption requirements. To-
tal power consumption in the order of 0.5 - 1.0 mW (at
1.0 V supply) is typical. For this reason, many com-
mercial hearing aids are based on hardwired ASIC so-
lutions (including the recently published [5]) but fully
programmable DSP-based solutions are also starting to
emerge [4].
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2. Overall architecture and related work
The design of an audio signal processing application
(as for example a hearing aid) usually starts with a specifi-
cation in Matlab – often in the form of a complex Simulink
data-flow structure of filters and other signal processing
blocks that communicate at the sampling rate: FIR, IIR,
N-LMS, Viterbi, FFT, etc. The idea pursued in this pa-
per is to provide a platform composed of simple instruc-
tion set processors called mini-cores each optimized for
one of these classes of algorithms, and to provide a com-
munication network that supports message passing among
mini-cores as shown in figure 1. In addition to the special-
ized mini-cores we envision using one or more standard
CPU/DSP-cores to implement less regular signal process-
ing algorithms and control dominated tasks.
Such a multi-core platform is both flexible and energy
efficient: Its energy efficiency stems from the mini-cores
being small and each optimized for a given class of al-
gorithms and from the fact that communication across the
interconnection network occur at a very moderate rate (ba-
sically corresponding to the sample rate). Its flexibility
stems from the individual mini-cores being programmable
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and from the multitude of different processor cores – the
latter compensating for the specialization of the individual
mini-cores.
Designing a mini-core based platform for a given appli-
cation involves instantiating different mini-cores as well
as different versions of some of the mini-cores. To enable
this we envision a traditional synthesis-based ASIC de-
sign flow, where (parameterized) VHDL descriptions of
the different mini-cores are mapped into netlists of stan-
dard cells. This soft-macro approach has further advan-
tages: (1) it allows the integration of other proprietary
circuits on the same chip, and (2) the implementation is
foundry independent.
A related approach is taken in the Pleiades project
[9]. Here an on-chip general-purpose microprocessor
(ARM8) is augmented with an array of heterogeneous
programmable units (e.g. MAC-unit, memory, address
generator etc.) that are connected by a reconfigurable in-
terconnect. The configuration of the interconnect as well
as these programmable units corresponds to wiring up a
dedicated data flow circuit. Because of the energy ineffi-
ciency related to a configurable interconnect, and the high
communication rate between the programmable units, the
interconnect is highly optimized, exploiting low-swing
full-custom circuitry [10]. In this respect our approach is
different: the mini-cores keep data structures and opera-
tor modules local, and the communication rate is typically
very low, close to the sample rate.
Another related work that targets wireless communica-
tion is [1] where an instruction set processor with a config-
urable datapath is presented. The datapath consists of sim-
ple functional units that are used to configure a compound
computational unit with macro-operations/instructions. In
our approach, we avoid the complexity of configurable
structures by using dedicated compound combinational
circuitry.
The low-power DSP’s presented in [6] and [2] all use
a variety of full-custom circuit techniques, and some of
them even use dual   processes to obtain high speed and
low standby power consumption at the same time. The
Coyote processor developed by GN Resound and Audi-
ologic is among the most power efficient designs in ex-
istence today [4]. This design has a specialized instruc-
tion set and a special add-multiply-accumulate unit called
PMAC. Compared with our approach it is a much more
coarse grained processor, and when it comes to power ef-
ficiency it benefits from a hand-crafted full-custom design
methodology and (like any other traditional DSP) it suf-
fers from its size and from its highly flexible datapath.
3. Architecture implementation
To evaluate our architecture, we designed a test chip
with 6 mini-cores and a bus based interconnect. More de-
tails on the mini-core architecures and the prototype can
be found in [8].
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3.1. Introduction
The mini-cores have been designed for minimum
power consumption: They are very small and they provide
efficient support for operand access and compound oper-
ation. The latter results in a very low instruction count for
a given task and in combination with the small size this
results in a surprisingly low power consumption.
3.2. The Test chip
Die photo of the test chip is shown in figure 2. The
test chip is implemented using a 0.25 $&% CMOS STMi-
croelectronics standard cell library. The core area is ap-
proximately 5 %'%)( and contains 520 K transistors. We
have designed a test board that is connected to a PCI based
Xilinx FPGA board, and tested our prototype via a host
PC. The chip is fully functional at 1.8 Volt.
The mini-cores on the test chip are instantiated with
different memory sizes and are running parts of a non-
trivial industrial application.
3.3. The FIR mini-core
The FIR mini-core is a simple 2-stage pipelined mini-
DSP with a special and small instruction set (only 15
instructions) for handling FIR filters efficiently. A fre-
quently used FIR filter for audio applications is the inter-
Add/Subtract−multiply−accumulate
∆
∆∆
∆∆ ∆
∆ ∆
h0 hi
yc(n)
y(n)
x(n)
h(N−1)/2
 *	,+ﬂ-./ .!0#	1#2 3!4568759:2 0#	;< 0!4 .<!3#	= ./3* 4* !
74
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on March 10,2010 at 11:06:10 EST from IEEE Xplore.  Restrictions apply. 
polated linear phase filter as shown in figure 3. The coeffi-
cients for such a filter are symmetric around the midpoint
of the impulse response and most of them are zero.
The FIR mini-core has a custom (    ) add/subtract-
multiply-accumulate instruction that is frequently used in
symmetric FIR filter programs. Because of the custom
instruction set, symmetric FIR Filters implemented on the
FIR mini-core typically use significantly fewer instruc-
tions per sample as compared to a DSP processor.
3.4. The IIR mini-core
The basic building element for implementing a high or-
der IIR filter is a second order IIR filter of direct form II
implementation as shown in figure 4, known as a “biquad.”
The IIR mini-core is a simple 3-stage pipelined mini-
DSP with a special instruction set and data path designed
to implement an entire biquad section in two clock cycles.
For this purpose, it has a dual-multiply-accumulate unit
that computes two multiplications and additions simulta-
neously.
Another feature of the IIR mini-core that differentiates
it from a DSP processor is the specialized register file used
to store the delay elements of a biquad section. Each “reg-
ister” is a two-place push-down stack.
3.5. Interconnect network
The mini-cores communicate over a network using
message passing supported by 	
 and   instruc-
tions. Only point-to-point channels are supported. This
abstraction is provided by the network interface units (la-
beled “NI” in figure 1), which separate the mini-core de-
sign from the specific interconnection topology.
A mini-core executing a  	 instruction goes to
“sleep” until the requested data item shows up at the spec-
ified channel. Likewise a mini-core executing a 	
 in-
struction halts until the network consumes the data item in
the output buffer. These sleep modes are handled by clock
gating at the module level. A mini-core is only clocked
when necessary, and this results in significant power sav-
ings.
The test chip currently has a bus based interconnect
network with a simple round robin arbitration scheme
(based on a circulating token). Power consumption of
the current network is approximately 10% while running
a typical filter application.
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IIR filter ASIC Mini-cores The ARC processor
Inst./sample: - 10 20
Power @1V: 4.2 u W 6.8 u W v 148 u W
Filterbank ASIC Mini-cores The ARC processor
Inst./sample: - 73 153
Power @1V: 48 u W 71 u W v 423 u W
4. Results
In section 4.1, we will compare our mini-core designs
with a 32-bit synthesizable DSP/RISC core, developed by
ARC International, and hardwired ASICs developed by
our industrial partners. To enable a fair comparison all
power figures will relate to a 0.25 w m CMOS process as-
suming a supply voltage of 1.0 V. Following this, we will
report idle power consumption of the mini-cores, and the
interconnect network in section 4.2. Finally, in order to
put the mini-core approach into a broader perspective, sec-
tion 4.3 will provide W/MIPS figures for a collection of
other designs reported in the literature.
4.1. Benchmark comparisons
We have used two benchmark programs in this eval-
uation: (1) a highpass IIR filter with two biquad stages,
(2) a filterbank consisting of interpolated FIR filters that
divides the input signal into 7 frequency bands [3]. We
have assumed 16 KHz sampling rate for all benchmarks.
All designs are clocked at the minimum clock speed that
meet the required throughput.The power supply for all the
benchmarks is 1 V.
The data for power in table 1 was based on simulated
results, except for the filterbank ASIC and mini-core re-
sults which were obtained from actual measurements. Our
experience is that power consumption estimates obtained
through simulation is 15–20% higher.
The ARC processor is a synthesizable 32-bit RISC-
core intended for low-power, high performance SoC based
designs. The basic CPU can be extended with a MAC
unit and an XY data memory. Furthermore, it has a user-
defined extendable instruction set. The specific instance
that we have evaluated includes the basic CPU, 2x128x32
bits of XY-memory, and a 24-bit pipelined MAC unit. The
processor data includes the power consumption of the XY
memory but not the program memory as we used a behav-
ioral model for the program memory in the simulations.
The results presented therefore represent a lower bound,
as indicated by the “ x ” symbol in the table.
4.2. Idle power
We have measured idle power consumption of the chip
by running a test program that puts all the mini-cores in
“sleep” mode. Mainly power is dissipated in the inter-
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Design Technology Power metric
Coyote 0.25 4 m 100 4 W/MIPS
Lee et al., 0.35 4 m 210 4 W/MHz
Mutoh et al., 0.5 4 m 1100 4 W/MHz
Pleiades 0.25 4 m 10-100 4 W/MOPS
Phonak IC 0.25 4 m 14.4 4 W/MOPS
Mini-cores 0.25 4 m 11-26 4 W/MIPS
connection network due to several reasons: (1) the free-
running system clock feeds this block first before it is
gated and distributed to the mini-cores, (2) even though
the arbitration protocol is simple and scalable, it is not
power efficient as the arbitration needs to be handled at
each clock cycle, contributing to idle power. The power
consumption of this block is 6.2 4 W at 1 V at 1 MHz. We
have also been looking into asynchronous solutions for
the network that are showing promise in terms of idle and
overall power consumption [7].
On the other hand, mini-core “sleep” mode measure-
ments report power consumption less than 1 4 W. This sup-
ports the architecture concept as we envision even unused
mini-cores in a SoC design, depending on the application.
For this to work, idle power consumption of the mini-
cores should be negligible.
4.3. Some additional comparisons
Many articles on low power DSP architectures re-
port only energy-per-instruction measures like W/MIPS,
or W/MMACs (Mega Multiply-Accumulate per second).
These figures should be taken with some care as they ig-
nore the instruction-count-per-task issue.
Based on the power figures and benchmark programs
reported in the previous section we can estimate an ab-
solute power efficiency of a mini-core to be around 21-
53 4 W/MIPS (for relatively complex instructions), or 26-
62 4 W/MMACs. These results are obtained using a nor-
mal standard cell library. The foundary also offers a low-
power version of the process and cell library, which ex-
hibits half the power consumption. For comparison pur-
poses it would thus be fair to claim 11-26 4 W/MIPS, and
13-31 4 W/MMACs.
Table 2 shows a comparison with some other designs
reported in the literature. They were introduced in section
2. All these designs involve at least some full-custom lay-
out, and can be characterized as “optimized” DSP’s where
an instruction typically involves one multiply-accumulate
operation and some address pointer updating. For the
Pleiades architecture and the Phonak IC, it is rather un-
clear what is meant by an “instruction” or an “opera-
tion,” and it is therefore unclear how to compare with
our design where an instruction may be rather complex
and involve several “operations”, hinting that perhaps 6-
13 4 W/MOPS for our design is more relevant for com-
parison as the mini-cores do more work in an instruction
compared to a general purpose DSP core as table 1 shows.
5. Conclusion
This paper presented a low-power and programmable
DSP architecture – a heterogeneous multiprocessor plat-
form consisting of standard CPU/DSP cores, and a set of
simple instruction set processors called mini-cores each
optimized for a particular class of algorithm (FIR, IIR,
LMS, etc.). Communication is based on message passing.
The mini-cores are parameterized in word-size, memory-
size, etc. and can be instantiated according to the needs of
the application at hand.
Results obtained from the design of a prototype chip
show a remarkably low-power consumption that is only
1.5–1.6 times larger than commercial hardwired ASICs
and more than 6–21 times lower than current state of the
art low-power DSP processors. This is due to: (1) the
small size of the processors and (2) a smaller instruction
count for a given task.
In summary, the work reported in this paper represents
an argument in favor of heterogeneous multi-core archi-
tectures where even compute intensive tasks are executed
by small application domain specific instruction set pro-
cessors.
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